FPGA VERSUS ASIC IMPLEMENTATION OF RADIX-8 SCALABLE MONTGOMERY MODULUS MULTIPLIER

مقارنة تحقيق ضاغب مونتجومري المتغيبي مختلف الدقة ثنائي القاعدة باستخدام مصفوفة البوابات المبرمجة حفليا مع الدوائر المتكاملة المحددة التطبيق

ATEF A. IBRAHIM1, HAMED A. ELSHIMARY2, AMEN M. NASSAR2

1 Electronics Research Institute, Cairo, Egypt,
2 Cairo University, Cairo, Egypt

الملخص العربي:
إن تحقيق ضاغب مونتجومري المتغيبي مرتين الدقة ثنائي القاعدة باستخدام مصفوفة البوابات المبرمجة حفليا مع الدوائر المتكاملة المحددة التطبيق يكون ذو مرونة أقل منه في حالة التحقق بواسطة البرمجة. ولهذا إن تزويج كلاً من البرمجة والوصول متغير حيث أن البرمجة تقدم مرونة أفضل من المقال، إذا أتمنى استخدام برمجة من الطرق التي تجمع بين البرمجة والوصول. فيRequirement من البرمجة، هو تحقيق لضاغب مونتجومري المتغيبي مرتين الدقة ثنائي القاعدة باستخدام مصفوفة البوابات المبرمجة حفليا مع الدوائر المتكاملة المحددة التطبيق.

ABSTRACT

Traditional ASIC implementations have the well known draw-back of reduced flexibility compared to software implementations. Since modern security protocols are increasingly being defined to be algorithm independent, a high degree of flexibility with respect to the cryptographic algorithms is desirable. A promising solution which combines high flexibility with the speed and physical security of traditional hardware is the implementation of cryptographic algorithms on reconfigurable devices such as FPGA. In this paper we compare - in terms of area and speed - FPGA implementation of radix-8 scalable Montgomery modular multiplier using retiming technique with ASIC implementation for different word sizes of operands. The simulation data were generated using Mentor Graphics CAD tools.

KEYWORDS: Montgomery Multiplication, Scalability, FPGA Implementation, ASIC Implementation, Cryptography

1. INTRODUCTION

Modular multiplication is a widely used operation in cryptography. Several well known applications, such as the decipherment operation of the RSA algorithm[1], the Diffie-Hellman key exchange algorithm[2], as well as some applications currently under development, such as the Digital Signature Standard [3] and elliptic curve

Accepted July 17, 2007
cryptography [4], all use modular multiplication and modular exponentiation. The second operation is often implemented by a series of multiplications and additions [5,6,7,8].

Given the increasing demands on secure communications, cryptographic algorithms will be embedded in almost every application involving exchange of information. Some of these applications, such as smart cards [9] and hand-helds, require hardware restricted in area and power resources [10].

An efficient algorithm to implement modular multiplication is the Montgomery Multiplication algorithm [11]. It has many advantages over ordinary modular multiplication algorithms. The main advantage is that the division step in taking the modulus is replaced by shift operations which are easy to implement in hardware [10].

An aspect of cryptographic applications is that very large numbers are used. The precision varies from 128 and 256 bits for elliptic curve cryptography to 1024 and 2048 bits for applications based on exponentiation [12]. Most of the hardware designs for modular multiplication are fixed precision solutions. That is, the operands can be of fixed bit-size. Designs that can take operands with an arbitrary precision are researched in the ASIC [13] and the FPGA [8] realms.

A scalable (variable-precision) Montgomery multiplier design methodology was introduced in [13] in order to obtain hardware implementations. This design methodology allows to use a fixed-area modular multiplication circuit for performing multiplication of unlimited precision operands. The design tradeoffs for best performance in a limited chip area were also analyzed in [13]. Extension of this design methodology to higher radices was introduced in [14].

Traditional ASIC implementations, however, have the well known draw-back of reduced flexibility compared to software implementations. Since modern security protocols are increasingly defined to be algorithm independent, a high degree of flexibility with respect to the cryptographic algorithms is desirable. A promising solution which combines high flexibility with the speed and physical security of traditional hardware is the implementation of cryptographic algorithms on reconfigurable devices such as FPGA.

In this paper we compare - in terms of area and speed - FPGA implementation of radix-8 scalable Montgomery modular multiplier using re-timing technique [14] with ASIC implementation for different word sizes of operands. The simulation data were generated using Mentor Graphics CAD tools.

This contribution is structured as follows. In Section 2 we present the radix-8 Montgomery Modular Multiplication algorithm (R8MM). Section 3 presents the overall organization of the modular multiplier that implements the R8MM. Section 4 shows the simulation results, generated using Mentor Graphics CAD tools. Section 5 concludes the work.

2. R8MM ALGORITHM

The notation used in the presented multiple-word Radix-8 Montgomery Multiplication algorithm (R8MM) is shown below (Fig.1).

Fig. 2 shows the R8MM algorithm, which is an extension of the Multiple-Word High-Radix (R.2^k) Montgomery Multiplication algorithm (MWR.2^k MM) presented and proved to be correct in [14].

The booth recoding [15] was applied to the multiplier X. This recoding scheme translates conventional radix-A digits in the set \{0, 1, 2, 3, 4, 5, 6, 7\} into the digit set \{-4, -3, -2, -1, 0, 1, 2, 3, 4\}.

The recoded digit \( Z_j \) is obtained from the radix-8 multiplier digit \( X_j = (x_{j+2}, x_{j+1}, x_j) \) as:

\[
Z_j = \text{Recoding}(X_j) = -4x_{j+2} + 2x_{j+1} + x_j + x_{j-1}
\]

where \( j = 0, 1, 2, \ldots, \left\lfloor \frac{N-1}{3} \right\rfloor \), \( N \) is the multiplier precision.

In order to make the three least-significant bits of the partial product \( S \) all zeros, a multiple of the modulus \( M \), namely \( qM \), \( M \), is added to the partial product. This step is required to make sure that there are no significant bits lost in the right shift operation performed in step 10. To compute the digit \( qM \), we need to examine the bits from 5 to 3 of the partial
product $S$ generated in step 5 of the R8MM algorithm.

* $X$ - Multiplier, $Y$ - Multiplier
  * $M$ - Modulus, $S$ - Partial product
  * $N$ - operands precision
  * $X_j$ - a single radix-8 digit of $X$ at position $j$
  * $qM_j$ - quotient digit that determines a multiple of the modulus $M$ to be added to the partial product $S$;
  * $w$ - number of bits in a word of either $Y$, $M$ or $S$;
  * $e = \left[ \frac{N+1}{w} \right]$ - number of words in either $Y$, $M$ or $S$;
  * $N_S$ - number of stages;
  * $C_o$, $C_s$ - carry bits;
  * $(Y^{(0)}$, $Y^{(1)}$, $Y^{(2)})$ - operand $Y$ represented as multiple words;
  * $S^0_{i-1}$ - bits $k - 1$ to $0$ of the $i^{th}$ word of $S$.

Fig.1. Notation

It is shown in [10] that $qM_j$, as computed in step 6, satisfies the relation $qM_j \cdot M = -S(\text{mod} 8)$, which can be rewritten as: $S_{z,2} + qM_j \cdot M_{z,2} = 0(\text{mod} 8)$ and represents the fact that the last 3 bits of $S$ are zeros before the right shift is done in step 10.

The first difficulty in this design comes from the fact that $Z$ and $qM$ can have values that are not powers of 2. As an example, the bit-vector $2Y$ can be produced from $Y$ by left-shifting $Y$ by one bit. However, the bit-vector $3Y$ is produced by adding $Y$ and $2Y$. The latter case requires huge amount of time compared to simple bit-shifting.

For $Z$ the difficult values are 3 and -3 and for $qM$ the difficult values are 3, 5 and 7. One way of implementing the coefficients is to split $Z$ and $qM$ into at least two values each. For example, implementing $Z = 3$, or $3 \cdot Y$, can be done as $(2 \cdot Y) + (1 \cdot Y)$ or $(4 \cdot Y) - (1 \cdot Y)$ without actually performing the addition or subtraction but using two

bit-vectors, $2 \cdot Y$ and $1 \cdot Y$ or $4 \cdot Y$ and $-1 \cdot Y$ in this case. Summing/subtracting the two bit-vectors to obtain the bit-vector for $3Y$ will be an overhead for the computational speed. A better approach is to use two bit-vectors for $((Z_j \cdot Y)^{(0)})$

Same logic applies for $qM_j$.

Step
1: $S := 0$
2: $x_4 := 0$
3: $Z_{j,4} := Z_{1,4} + Z_{2,4} = \text{Booth}(x_{j,4})$
4: $qM_{o} := (Z_{1,4} \cdot Y_{2,4}^{(0)} + Z_{2,4} \cdot Y_{2,4}^{0})$
5: $(8 - M_{2,4}^{(0)}) \text{ mod 8}$
6: $qM_{j,4} := qM_{j,4} + q2M_{j,4}$
7: $S_i := S_{i,4} + qM_{j,4} \cdot M_{4}^{(0)}$
8: $(C_o, S_{4}^{(0)}) := C_o + S^{(0)} + Z_{1,4} \cdot Y^{(0)} + Z_{2,4} \cdot Y^{(0)}$
9: $(C_s, S_{4}^{(0)}) := C_s + S^{(0)} + qM_{j,4} \cdot M^{(0)}$
10: $S_{i,4} := (S_{2,4}, S_{3,4}^{(0)})$
END FOR;
11: $C_o = C_o$ or $C_s$
12: $S_{i,4} := \text{signext}(C_s, S_{i,4})$
END FOR;

Fig.2. Multiple-word R8MM Algorithm.

Some possible combinations for these coefficients are shown in Table 1 where $Z_j$ is represented as $Z_{1,4}$ and $Z_{2,4}$, and $qM_j$ is represented as $q1M_j$ and $q2M_j$. 
3. OVERALL ORGANIZATION

The architecture of the modular multiplier that implements the R8MM consists of 3 main blocks; Datapath (or Kernel), IO & Memory, and the Control block. The computation shown in the R8MM algorithm takes place in the kernel[10].

The kernel is organized as a pipeline of Processing Elements (PE) [10], separated by registers. Each PE implements one iteration of the R8MM algorithm (steps 3 to 12).

3.1 Radix-8 Processing Element

The radix-8 PE is organized as shown in Fig. 3. The main functional blocks in the PE are: booth recoding, multiple generation (Mult Gen), multi-precision Carry-save adders (MPCSA), qM, table, and registers (shaded boxes). The PE operates on w-bit words and for this reason the Mult Gen and MPCSA modules are capable of storing and transferring carry bits from one word to the next. Shifting and word alignment is done by proper combination of signals and registers at the output of the last MPCSA. The design uses a retiming technique explained in [14]. More details about these modules and their operation can be found in [10].

![Fig. 3. PE Organization](image)

The Processing Element (PE) is divided into two sections. The first section (before the register) computes only the three least-significant (LS) bits of each word of \( S + Z_1 Y + Z_2 Y \). One can observe that \( qM \) depends on three LS bits of the data coming from the preceding PE in the pipeline: \( (S_{10}) \) and \( Y_{10} \), and the recoded digit \( Z_1 \). The word size for \( S \) needs to be at least 6 bits in order to have the three LS bits of \( S \) generated as early as possible for the next PE.

A stage consists of a PE and a register. At each clock cycle, one word of \( Y, M, SS, \) and \( SC \) is applied as inputs to a stage. The multiplier digits \( X \) are transferred to PEs at specific times. The newly computed words of \( SS \) and \( SC \), together with words of \( Y \) and \( M \), are propagated by each stage to the next stage. This way, small PEs work concurrently to perform several iterations of the R8MM algorithm.

4. SIMULATION RESULTS

The simulation data were generated using Mentor Graphics CAD tools. The radix-8 design presented in this paper was described in VHDL and simulated in ModelSim for functional correctness. A simulation results of this algorithm are shown in Fig. 4 for the input operands \( X = A = 3 \), \( Y = B = 4 \) and \( M = 5 \), which results in \( SS = result = 2 \), \( SC = carry = 1 \) (for \( N = 8, NS = 3, w = 4 \)). Note
that, these input operands and result are in Montgomery domain.

4.1 ASIC Implementation

Radix-8 design was synthesized using Leonardo synthesis tool for AM/05 slow (0.5 μm CMOS technology with hierarchy preserved) provided in the ASIC Design Kit (ADK) from the same company. It has to be noted that the ADK has been developed for educational purposes, however, it provides a consistent environment for comparison between the designs, and a reasonable approximation of the system performance.

4.1.1 Area Estimation for Radix-8 Kernel

The area of the kernel depends on the two design parameters: number of stages in the pipeline (NS), and the word size (w) of the operands (Y, M) and the result (S). The total area of the kernel is given by [10]:

\[ A_{kernel} = 92 \times NS \times w + 269 \times NS - 9.42 \times w - 35.5 \]  \hspace{1cm} (1)

Table 2 is constructed using Eq. 1. The area estimates are given in terms of 2-input NOR gate.

4.1.2 Time Estimation for Radix-8 Kernel

The total computational time for the kernel is a product of the number of clock cycles it takes and the clock period. Table 3 shows the critical path delay - measured in ns - as a function of the number of stages in the pipeline (NS), as well as the word size (w) of the operands. As can be seen from the Table, the critical path delay in some cases remains constant even if the number of stages is increased. This is attributed to using carry-save logic.

A word of Y, M, and S propagates through the pipeline for \((2 \times NS + 1)\) clock cycles. The speed of scanning the bits of \(X\) for radix-8 is three bits per stage. Based on these observations, Eq. 2 represents the total number of clock cycles needed for R8MM [10].

\[ T_{ccls} = \begin{cases} \left( \frac{N}{3 \times NS} \right) \times (2 \times NS + 1) \times \left( \frac{M}{w} \right) + 1, & \text{if } \frac{M}{w} \leq 2 \times NS \\ \left( \frac{N}{3 \times NS} \right) \times (\frac{M}{w}) + 1 \times 2 \times NS, & \text{if } \frac{M}{w} > 2 \times NS \end{cases} \]  \hspace{1cm} (2)

The total computational time is obtained by multiplying \(T_{ccls}\) by the corresponding critical path delay (clock period) shown in Table 3, which was obtained from synthesis tools.

<table>
<thead>
<tr>
<th>NS</th>
<th>Word Size (w)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>1</td>
<td>894</td>
</tr>
<tr>
<td>2</td>
<td>1899</td>
</tr>
<tr>
<td>3</td>
<td>2904</td>
</tr>
<tr>
<td>4</td>
<td>3909</td>
</tr>
<tr>
<td>5</td>
<td>4914</td>
</tr>
<tr>
<td>7</td>
<td>6924</td>
</tr>
<tr>
<td>8</td>
<td>7929</td>
</tr>
<tr>
<td>9</td>
<td>8934</td>
</tr>
</tbody>
</table>

Table 2

**Area in Number of NOR Gates for Radix-8 Kernel (ASIC)**
4.2.1 Area Results

The area in FPGA is given in terms of Configurable Logic Blocks (CLBs). Each CLB approximately has 172 2-input NOR gate. Table 4 shows the area – in number of 2-input NOR gates - as a function of the number of stages in the pipeline (NS), as well as the word size (w) of the operands.

4.2.2 Time Results

Table 5 shows the critical path delay (measured in ns) as a function of the number of stages in the pipeline (NS), as well as the word size (w) of the operands. As can be seen from the Table, the critical path delay in some cases remains constant even if the number of stages is increased. This attributed to using carry-save logic.

### Table 3

**Critical Path Delay For Radix-8 Kernel (ASIC)**

<table>
<thead>
<tr>
<th>NS</th>
<th>Word Size (w)</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
<th>128</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10.7</td>
<td>10.3</td>
<td>13.1</td>
<td>18.9</td>
<td>20.2</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>10.8</td>
<td>12.1</td>
<td>14.4</td>
<td>20.5</td>
<td>30.4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>10.9</td>
<td>12.5</td>
<td>15.7</td>
<td>23.0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>11.0</td>
<td>12.9</td>
<td>17.0</td>
<td>25.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>11.1</td>
<td>12.7</td>
<td>17.6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>11.1</td>
<td>13.5</td>
<td>18.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>11.3</td>
<td>14.3</td>
<td>18.7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>11.2</td>
<td>14.9</td>
<td>19.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>11.2</td>
<td>15.1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>11.2</td>
<td>15.2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>11.2</td>
<td>15.3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>11.2</td>
<td>15.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>11.3</td>
<td>15.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>11.3</td>
<td>15.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>11.3</td>
<td>15.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>11.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>13.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 4

**Area In Number Of NOR Gates For Radix-8 Kernel (FPGA)**

<table>
<thead>
<tr>
<th>NS</th>
<th>Word Size (w)</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
<th>128</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1264</td>
<td>2236</td>
<td>3440</td>
<td>7396</td>
<td>11900</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>2064</td>
<td>3612</td>
<td>7224</td>
<td>14620</td>
<td>24908</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>2926</td>
<td>5332</td>
<td>10664</td>
<td>20812</td>
<td>37324</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>3612</td>
<td>7396</td>
<td>13588</td>
<td>26144</td>
<td>53320</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>4472</td>
<td>8944</td>
<td>17028</td>
<td>32164</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>6192</td>
<td>11212</td>
<td>22390</td>
<td>45732</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>7740</td>
<td>11358</td>
<td>25652</td>
<td>51428</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>9632</td>
<td>13508</td>
<td>29068</td>
<td>55555</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>11696</td>
<td>25284</td>
<td>48656</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>13820</td>
<td>27064</td>
<td>52460</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>15136</td>
<td>40764</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### 4.2 FPGA IMPLEMENTATION

Radix-8 design was synthesized using Leonardo synthesis tool for Xilinx Virtex-II technology.
Table 5
CRITICAL PATH DELAY FOR RADIX-8 KERNEL (FPGA)

<table>
<thead>
<tr>
<th>NS</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
<th>128</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10.42</td>
<td>10.61</td>
<td>11.35</td>
<td>12.33</td>
<td>11.75</td>
</tr>
<tr>
<td>2</td>
<td>10.52</td>
<td>10.62</td>
<td>11.38</td>
<td>12.36</td>
<td>11.80</td>
</tr>
<tr>
<td>3</td>
<td>10.62</td>
<td>11.13</td>
<td>11.38</td>
<td>12.36</td>
<td>11.80</td>
</tr>
<tr>
<td>4</td>
<td>10.65</td>
<td>11.13</td>
<td>11.48</td>
<td>12.36</td>
<td>11.81</td>
</tr>
<tr>
<td>5</td>
<td>10.62</td>
<td>11.14</td>
<td>11.48</td>
<td>12.38</td>
<td>11.83</td>
</tr>
<tr>
<td>6</td>
<td>10.63</td>
<td>11.34</td>
<td>11.48</td>
<td>12.38</td>
<td>11.84</td>
</tr>
<tr>
<td>7</td>
<td>10.63</td>
<td>11.35</td>
<td>11.49</td>
<td>12.38</td>
<td>11.85</td>
</tr>
<tr>
<td>8</td>
<td>10.64</td>
<td>11.35</td>
<td>11.49</td>
<td>12.39</td>
<td>11.85</td>
</tr>
<tr>
<td>9</td>
<td>10.64</td>
<td>11.36</td>
<td>11.51</td>
<td>12.39</td>
<td>11.87</td>
</tr>
<tr>
<td>10</td>
<td>10.10</td>
<td>11.44</td>
<td>11.52</td>
<td>12.39</td>
<td>11.87</td>
</tr>
<tr>
<td>11</td>
<td>10.20</td>
<td>11.44</td>
<td>11.52</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>10.21</td>
<td>11.54</td>
<td>11.53</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>11.00</td>
<td>11.54</td>
<td>11.53</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>11.22</td>
<td>11.56</td>
<td>11.55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>11.22</td>
<td>11.56</td>
<td>11.55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>11.22</td>
<td>11.61</td>
<td>11.56</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>11.22</td>
<td>11.61</td>
<td>11.56</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Whereas the ASIC implementation cannot be reconfigured, this proposed word size solution design allows the system to work on any precision so long as the precision does not exceed certain limit.

REFERENCES


5. CONCLUSION

R8MM was implemented on ASIC technology (AMIS05 - slow) as well as FPGA (Xilinx Virtex - II) technology. The Montgomery multiplier implemented is a variable-precision solution. FPGA is selected since it can be easily reconfigured for different word size. Thus, their design area increases correspondingly with the word size used. As can be seen from Tables 2, and 4, there is a significant increase in chip area of ASIC when \( w \) is less than 16 bit and NS greater than 2, and there is a significant increase in chip area of FPGA when \( w \) is greater than 16 bit for all NS . the timing results suggest that the proposed ASIC implementation can perform as well as the FPGA implementation.


LOAD CHARACTERISTICS EFFECT ON DYNAMIC VOLTAGE STABILITY ANALYSIS IN HVDC SYSTEMS

تأثر خصائص الحمل على تحليل استقرار الجهد الديجانيكي في نظام الجهد الفائق المستمر

1. Bedir1 A. A. Loffy2 G.E.M. Aly1

1 Tanta University, faculty of Engineering, Tanta, Egypt.

Abstract: The modeling of loads has a significant effect on the accuracy of dynamic voltage stability analysis of HVDC system. This paper investigates the dynamic nature of voltage instability considering static and dynamic load models. The load effect at different control modes of HVDC system is considered for different configurations of single-infeed HVDC systems at different effective short circuit ratios. The results are validated using nonlinear simulations.

Keywords: Load Characteristics, HVDC, SIF, SIFAC, Bifurcations.

1. INTRODUCTION

The concept of voltage instability have been observed in AC systems when operating close to its steady state stability limit, also the voltage stability is related to special load locations. Converter terminals used for HVDC system can be seen as a special load which may cause voltage instability [1].

Different configurations of HVDC systems are used today at different places around the world [2]. The main configurations of HVDC systems are single-infeed (SIF) [3,5,6], single-infeed with a parallel AC line (SIFAC) [3,7] and multi-infeed systems [7,9].

Several researchers tackled the voltage instability problem for SIF [3-6,9], others researched developed these techniques to be suitable for SIFAC [3,7]. A static analysis of SIF considering static load effect was given in [3,4]. In the dynamic analysis given in [6] a simple representation of DC line and a simple RL circuit were considered for only two control modes. In [5] a model suitable for SIF systems sensitivity analysis was given, nevertheless, power flow effect and load power at converter bus were not considered through stability study.

In this paper, a detailed model of SIF and SIFAC systems incorporating static and dynamic load models is introduced. Nonlinear simulation is used to validate model results.

SYMBOLS:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CESCR&lt;sub&gt;min&lt;/sub&gt;</td>
<td>Critical effective short circuit ratio for both rectifier and inverter, respectively.</td>
</tr>
<tr>
<td>CESCR&lt;sub&gt;max&lt;/sub&gt;</td>
<td>Constant current, constant beta, constant delay angle, constant power and constant DC voltage controllers, respectively.</td>
</tr>
<tr>
<td>a, b</td>
<td>Output of integral branch of PI Controller for both rectifier and inverter, respectively.</td>
</tr>
<tr>
<td>α, β</td>
<td>Rectifier firing and inverter advance angles, respectively.</td>
</tr>
<tr>
<td>δ&lt;sub&gt;r&lt;/sub&gt;, δ&lt;sub&gt;i&lt;/sub&gt;</td>
<td>Rectifier and inverter bus phase angles.</td>
</tr>
<tr>
<td>P&lt;sub&gt;a&lt;/sub&gt;, P&lt;sub&gt;i&lt;/sub&gt;, Q&lt;sub&gt;a&lt;/sub&gt;, Q&lt;sub&gt;i&lt;/sub&gt;</td>
<td>DC line active power transfers and reactive power consumed at rectifier and inverter side, respectively.</td>
</tr>
<tr>
<td>P&lt;sub&gt;r&lt;/sub&gt;, P&lt;sub&gt;s&lt;/sub&gt;, Q&lt;sub&gt;r&lt;/sub&gt;, Q&lt;sub&gt;s&lt;/sub&gt;, n&lt;sub&gt;r&lt;/sub&gt;, n&lt;sub&gt;s&lt;/sub&gt;</td>
<td>Active and reactive static load power at rectifier and inverter, respectively.</td>
</tr>
<tr>
<td>K&lt;sub&gt;r&lt;/sub&gt;, K&lt;sub&gt;s&lt;/sub&gt;</td>
<td>Active/reactive voltage dependent power order.</td>
</tr>
<tr>
<td>K&lt;sub&gt;a&lt;/sub&gt;, K&lt;sub&gt;b&lt;/sub&gt;, K&lt;sub&gt;c&lt;/sub&gt;</td>
<td>The active and reactive power load constants.</td>
</tr>
<tr>
<td>K&lt;sub&gt;p&lt;/sub&gt;, K&lt;sub&gt;q&lt;/sub&gt;, K&lt;sub&gt;l&lt;/sub&gt;, K&lt;sub&gt;l&lt;/sub&gt;</td>
<td>Voltage dependent active and reactive load constants.</td>
</tr>
<tr>
<td>K&lt;sub&gt;z&lt;/sub&gt;, K&lt;sub&gt;z&lt;/sub&gt;</td>
<td>Impedance active and reactive load constants.</td>
</tr>
<tr>
<td>P&lt;sub&gt;r&lt;/sub&gt;, P&lt;sub&gt;s&lt;/sub&gt;, Q&lt;sub&gt;r&lt;/sub&gt;, Q&lt;sub&gt;s&lt;/sub&gt;, FL, CL, VL</td>
<td>Active and reactive dynamic load power at both rectifier and inverter, respectively.</td>
</tr>
<tr>
<td>Fixed, constant current, impedance, and voltage dependent loads, respectively.</td>
<td></td>
</tr>
</tbody>
</table>

Accepted September 11, 2007
II. SYSTEM MODEL

The HVDC system for both SIF and SIFAC consists of the following parts:

1. DC System Model

The DC network includes converters (rectifier and inverter), smoothing reactors and DC transmission line. The DC transmission line is represented by its η-equivalent. The DC network is shown in the middle of Fig. 1. The DC system and DC controller differential equations are similar to that presented in [4, 8].

2. AC System Model

The active and reactive power flow through AC lines in both rectifier and inverter for SIF can be written as follows:

\[ P_{acj} = V_j^2 E_j \cos \theta_j + V_j E_j Y_{je} \cos (\theta_{je} - \delta_j) \]

\[ Q_{acj} = -V_j^2 E_j \sin \theta_j - V_j E_j Y_{je} \sin (\theta_{je} - \delta_j) \]  

(1)

Where: \( Y_j = \eta_{je} + j \beta_{jc} \) = \( Y_{je} \cos \beta_{je} \) and \( Y_{je} = \eta_{je} + j \beta_{jc} \), \( \beta_{je} = \beta_{jc} + j \beta_{j} \), \( j = 1 \) for rectifier and 2 for inverter.

3. AC-DC Power Flow equations

a) No load at converter buses

The system algebraic equations for SIF can be written as follows:

\[ P_{ac1} + P_{d1} = 0 \]

\[ P_{ac2} - P_{d2} = 0 \]

(2)

\[ Q_{ac1} + Q_{d1} = 0 \]

\[ Q_{ac2} + Q_{d2} = 0 \]

(3)

Equations (2) and (3) can be replaced by equations (4) and (5) to be suitable for SIFAC:

\[ P_{ac1} + P_{d1} + P_{l2} = 0 \]

\[ P_{ac2} - P_{d2} + P_{l1} = 0 \]

(4)

\[ P_{ac3} + P_{l2} = 0 \]

\[ Q_{ac1} + Q_{d1} + Q_{l1} = 0 \]

\[ Q_{ac2} + Q_{d2} + Q_{l2} = 0 \]

(5)

where:

\[ P_{l1} = V_1 V_2 Y_{l2} \cos (\theta_{l2} + \delta_2 - \delta_1) = -P_{l1} \]

\[ P_{ac3} = E_2 Y_3 \cos \theta_3 + E_2 Y_2 Y_{2e} \cos (\theta_{2e} + \delta_2 - \delta_3) \]

\[ Q_{l2} = -V_2 Y_2 Y_{l2} \sin (\theta_{l2} + \delta_2 - \delta_1) = -Q_{l2} \]

\[ \bar{V}_{l2} = \frac{1}{Z_{l2}} = V_{l2} \leq \delta_{l2} = V_{l2} \leq \delta_{l2} \]

\[ \bar{V}_3 = \frac{1}{Z_3} = Y_3 \leq \delta_3 \] 

(6)

b) Static Load at Converter Buses

In this work the general static load model presented in [3] was used to modify the stability analysis model presented in [8]. The active and reactive static load at converter bus can be taken as follows:

\[ P_{Sc,j} = k_{pc} + k_{pq} V_j + k_{pr} V_j^2 + k_{p} V_j^{mp} \]

\[ Q_{Sc,j} = k_{qc} + k_{qj} V_j + k_{qr} V_j^2 + k_{q} V_j^{mq} \]

(7)

where \( j = 1 \) for rectifier and 2 for inverter.
The active and reactive state load power at rectifier and inverter are to be added to Equations (2) and (3) for SIFC or to Equations (4) and (5) for SIFAC.

e) Dynamic Load

The dynamic active and reactive loads \( P_{i}, Q_{i} \) are given by [6]

\[
P_{i} = \frac{1}{T_{i}}[x_{P_{i}} + \frac{1}{2}k_{p_{i}}v_{P_{i}}]
\]

\[
Q_{i} = \frac{1}{T_{i}}[x_{Q_{i}} + \frac{1}{2}k_{q_{i}}v_{Q_{i}}]
\]  \hspace{1cm} \text{(8)}

The active and reactive load functions are respectively given by:

\[
\dot{x}_{P_{i}} = P_{i}, \quad \dot{x}_{Q_{i}} = Q_{i}
\]  \hspace{1cm} \text{(9)}

The active and reactive static and dynamic load at rectifier and inverter are to be added to Equations (2) and (3) for SIFC or to Equations (4) and (5) for SIFAC.

4. Small Signal Stability Model

The system differential equations can be linearized to obtain the state space model as

\[
\dot{x}_{st} = A_{st} x_{st} + B_{st} u_{st}
\]  \hspace{1cm} \text{(10)}

where:

\[
y_{st} = \begin{bmatrix} y_{a_{1}}, y_{a_{2}}, y_{d_{1}}, y_{d_{2}}, y_{d_{3}}, y_{d_{4}}, y_{d_{5}}, y_{d_{6}}, y_{f_{1}}, y_{f_{2}}, y_{f_{3}}, y_{f_{4}} \end{bmatrix}
\]

\[
u_{st} = \begin{bmatrix} \Delta y_{a_{1}}, \Delta y_{a_{2}}, \Delta y_{d_{1}}, \Delta y_{d_{2}}, \Delta y_{d_{3}}, \Delta y_{d_{4}}, \Delta y_{d_{5}}, \Delta y_{d_{6}}, \Delta y_{f_{1}}, \Delta y_{f_{2}}, \Delta y_{f_{3}}, \Delta y_{f_{4}} \end{bmatrix}
\]  \text{for} \ SIFC

\[
u_{st} = \begin{bmatrix} \Delta y_{a_{1}}, \Delta y_{a_{2}}, \Delta y_{d_{1}}, \Delta y_{d_{2}}, \Delta y_{d_{3}}, \Delta y_{d_{4}}, \Delta y_{d_{5}}, \Delta y_{d_{6}}, \Delta y_{f_{1}}, \Delta y_{f_{2}}, \Delta y_{f_{3}}, \Delta y_{f_{4}} \end{bmatrix}
\]  \text{for} \ SIFAC

By linearizing Equations (2) and (3) for SIFC or (4) and (5) for SIFAC, the state space form of algebraic equations is obtained as

\[
\Phi = C_{st} x_{st} + D_{st} u_{st}
\]  \hspace{1cm} \text{(11)}

Where, \( A_{st} \) and \( B_{st} \) are the Jacobian submatrices. Assuming that \( D \) remains unaltered along system trajectories as the system parameters vary, then Equations (10) and (11) are reduced to [3, 5, 9].

\[ v_{st} = A_{st} x_{st} \]  \hspace{1cm} \text{(12)}

Where \( A = A - BD^{-1}C \).

Equation (12) represents the small signal stability model of DAE suitable for SIFC and SIFAC system. Voltage stability analysis is carried out by computing Eigenvalues of the system state matrix \( A_{st} \).

Most of the voltage instability problems are related to bifurcation. These bifurcations characterized by changes of Eigenvalues of the system equilibria as certain parameters change in the system. The main types of bifurcation are saddle node bifurcation (SNB) which occurs when one Eigenvalue become zero and Hohf bifurcation (HPB) which occurs when a pair of complex Eigenvalues cross the imaginary axis [13-15].

The effect of voltage instability is greater if the AC bus connected to the converter operated at low short circuit ratio.

W. CASE STUDY

The data of the HVDC system used to implement the proposed technique is given in Table 1.

<table>
<thead>
<tr>
<th>Bus No.</th>
<th>E</th>
<th>B_{st}</th>
<th>V \times 10^{-4}</th>
<th>| | |</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>0.115</td>
<td>0.00257</td>
<td>0.4</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>0.115</td>
<td>0.00845</td>
<td>0.2</td>
</tr>
</tbody>
</table>

DC Link Data (p.u.)

\[
R_{f} = 0.0462, \quad L_{d} = 0.000823, \quad C_{1} = 0.000272, \quad C_{2} = 0.000272
\]

The HVDC system strength can be measured by the system effective short circuit ratio which is a parameter used to study system instability [4],

\[
ESCR = \frac{1}{Z_{j}} - B_{st}
\]  \hspace{1cm} \text{(13)}

CASE (a) Static Load

The static load data at rectifier and inverter are illustrated in Table 2.

<table>
<thead>
<tr>
<th>Bus No.</th>
<th>b_{R}</th>
<th>b_{P}</th>
<th>b_{Q}</th>
<th>b_{I}</th>
<th>b_{H}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>0.02</td>
<td>0.02</td>
<td>0.02</td>
<td>0.02</td>
<td>1.5</td>
</tr>
<tr>
<td>0.1</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
<td>1.5</td>
<td></td>
</tr>
</tbody>
</table>
Fig. 2 illustrates the p-v nose curve due to change of active load power at inverter bus of SIF. The AC line voltage at both rectifier and inverter decrease with an increase of static active load power up to a maximum power of 2.522 p.u.

![Diagram](image1.png)

Fig. 2. The p-v nose curve at rectifier and inverter due to change of active load power at inverter (SIF adopting CC/β).

Fig. 3 illustrates the p-v nose curve due to change of active load power at rectifier bus of SIFAC. The AC line voltage at both rectifier and inverter decrease with an increase of static active load power up to a maximum power of 1.031 p.u.

![Diagram](image2.png)

Fig. 3. The p-v nose curve at rectifier and inverter due to change of active load power at rectifier (SIFAC adopting CDA/CC).

Figs. 4 and 5 illustrate the $P_{dc}$ against $V_{di}$ and $P_{dc}$ against $I_{di}$ curves at rectifier side for different types of static active and reactive loads respectively. The maximum value of DC power transfer varies according to the applied static load types. The maximum DC power transfer at different static loads is shown in Tables 3 and 4 for SIF and SIFAC, respectively.

![Diagram](image3.png)

Fig. 4. The $P_{dc}$-$V_{di}$ and $P_{dc}$-$I_{di}$ curves at rectifier at different types of static active load power (SIF adopting CDA/CC).

![Diagram](image4.png)

Fig. 5. The $P_{dc}$-$V_{di}$ and $P_{dc}$-$I_{di}$ curves at rectifier at different types of static active load power (SIFAC adopting CDA/CC).

**Table 3: Maximum DC Power Transfer for SIF**

<table>
<thead>
<tr>
<th>Load Type</th>
<th>Max. $P_{dc}$ at Static Active Power Loads</th>
<th>Max. $P_{dc}$ at Static Reactive Power Loads</th>
</tr>
</thead>
<tbody>
<tr>
<td>FL</td>
<td>1.117</td>
<td>1.035</td>
</tr>
<tr>
<td>CL</td>
<td>1.123</td>
<td>1.056</td>
</tr>
<tr>
<td>ZL</td>
<td>1.129</td>
<td>1.073</td>
</tr>
<tr>
<td>VL</td>
<td>1.126</td>
<td>1.065</td>
</tr>
</tbody>
</table>
Table 4 Maximum DC Power Transfer for NIFAC

<table>
<thead>
<tr>
<th>Load Type</th>
<th>Max. P_{dc} at Static Active Power Loads</th>
<th>Max. V_{dc} at Static Reactive Power Loads</th>
</tr>
</thead>
<tbody>
<tr>
<td>FL</td>
<td>1.160</td>
<td>1.088</td>
</tr>
<tr>
<td>CL</td>
<td>1.164</td>
<td>1.102</td>
</tr>
<tr>
<td>ZL</td>
<td>1.168</td>
<td>1.114</td>
</tr>
<tr>
<td>VL</td>
<td>1.166</td>
<td>1.108</td>
</tr>
</tbody>
</table>

Fig. 6 illustrates the behavior of AC line voltage at rectifier bus versus the voltage dependent active and reactive load coefficients at different AC line voltage dependent power orders, respectively. The system strength increases with increasing of voltage order, which must be greater than 1 \(^{(10)}\).

![Fig. 6 AC line voltage versus the voltage dependent load coefficients for different power orders.](image)

Reaching a critical effective short circuit ratio may be due to Saddle node (SN) or Hopf (HP) bifurcations, or power flow failure (PF). In case of load at rectifier bus, the power order coefficient of voltage dependent portion of static load positively affects the stability at this bus due to the associated reduction of this load portion. As shown in Fig. 7, the effect of \(n_{ac}\) change is relatively more noticeable compared with that of \(n_{dc}\) due to the direct bearing of the reactive power on stability.

![Fig. 7 CESCR_{dc} versus \(n_{ac}\) and \(n_{dc}\), for CDA/CC control mode (K_{ac}, K_{dc}=0.1).](image)

Fig. 8 illustrates the effect of increasing \(k_{ac}\), \(k_{dc}\), \(k_{pa}\), \(k_{pm}\), \(k_{pa}\), \(k_{pm}\), and \(k_{q}\) on CESCR_{dc}. It illustrates that the CESCR_{dc} increases with an increase in value of the load constants. Nevertheless, the increase of \(k_{ac}\) and \(k_{dc}\) yielded the most significant bearing on system instability.

![Fig. 8 CESCR_{dc} against \(k_{ac}\), \(k_{dc}\), \(k_{pa}\), \(k_{pm}\), \(k_{pa}\), \(k_{pm}\), \(k_{q}\) and \(k_{q}\) for CDA/CC](image)

Fig. 9 shows the expected deterioration of stability at the inverter bus due to its reactive loadings. A similar loading at the rectifier bus positively affects the inverter's bus stability due to the reduction of dc power transferred and the associated reduction of reactive power needed for the commutation process. The DC line's performance is thus reduced on behalf of stability.

![Fig. 9 CESCR_{dc} versus \(k_{ac,dc}\), \(k_{dc,dc}\), \(k_{pa,dc}\), \(k_{pm,dc}\), \(k_{pa,dc}\), \(k_{pm,dc}\), and \(k_{q,dc}\) for CCA/CC control mode Load at Rectifier and Inverter bus, respectively.](image)
Fig. 10 corresponds to an SIF stable case at \( SCR_{max} \) of 2.7776. The system adopts \( \text{CC/CT/W} \) control mode with an increase of 0.01 per-unit (p.u.) of the current order of the inverter's CC controller. The rectifier current oscillates around a stable node. The responses of AC line voltages at both rectifier and inverter buses cause the shown subsequent changes in static active and reactive load powers.

![Graph showing time response of system variables due to 0.01 increase in inverter current order (SIF adopting CT/W/CC control at \( SCR_{max} \) of 2.7776).](image)

Fig. 11 corresponds to an unstable SIF configuration. The system adopts \( \text{CC/CT/B} \) control mode at \( SCR_{max} \) of 1.66091 (1IP). Fig. 11.a shows the time response of AC line voltages, rectifier firing angle and static load powers at inverter bus. The variables are found to oscillate around an unstable node, which is evident from the phase plane of AC and DC line voltages against DC line current at inverter bus as shown in Fig. 11.b.

![Graph showing phase plane of \( V_{dc}, I_{dc} \), and \( V_{ac}, I_{ac} \).](image)

Fig. 11.b Phase plane of \( V_{dc}, I_{dc} \), and \( V_{ac}, I_{ac} \).

![Graph showing time responses and phase planes due to 0.05 increase in rectifier current order (SIF adopting \( \text{CC/CT/B} \) at \( SCR_{max} \) of 1.66091).](image)

Fig. 11 Time responses and phase planes due to 0.05 increase in rectifier current order (SIF adopting \( \text{CC/CT/B} \) at \( SCR_{max} \) of 1.66091).

To compare between the stability performance of SIF and SIFAC under load conditions, the responses of the latter are studied at the \( \text{ESCR}_{max} \) value below that rendered the SIF configuration unstable. Fig. 12 shows the phase plane of AC and DC line voltages against DC line current at inverter bus for an SIFAC configuration at \( \text{ESCR}_{max} \) of 1.6609 which illustrates that the variables oscillate around a stable node. The system remained stable due to the active and reactive power transfer capability from rectifier bus to inverter bus through the parallel AC line, which raises the voltage at the inverter bus.
time response of AC line voltage at inverter bus. It shows also the time response of active and reactive dynamic and static load power. The active and reactive dynamic load power is largely affected by system change rather than that of static load. Fig. 13.b shows the phase plane of AC and DC line voltages against DC line current at inverter bus which illustrates that they oscillate around an unstable node point.

![Phase planes of V<sub>ac</sub>, I<sub>ac</sub> and V<sub>d</sub>, I<sub>d</sub> due to 0.05 increase in rectifier current order (SIFAC adopting CjC/j at ESCR<sub>inv</sub> of 1.6609)](image)

The different values of critical ESCR at different control modes for both SIF and SIFAC are presented in Table 5.

### Table 5 - ESCR with Static Load at inverter or rectifier bus

<table>
<thead>
<tr>
<th>Control Mode</th>
<th>SIF</th>
<th>SIFAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDA/CC</td>
<td>1.89516 (SN)</td>
<td>1.8799 (SN)</td>
</tr>
<tr>
<td>CC/CB</td>
<td>1.66091 (HP)</td>
<td>1.3081 (PF)</td>
</tr>
<tr>
<td>CDV/CC</td>
<td>2.6544 (PF)</td>
<td>1.3314 (PF)</td>
</tr>
<tr>
<td>CP/CD</td>
<td>1.7693 (HP)</td>
<td>1.2512 (SN)</td>
</tr>
<tr>
<td>CDV/CP</td>
<td>2.8248 (PF)</td>
<td>2.2717 (PF)</td>
</tr>
</tbody>
</table>

**CASE (b) Dynamic and Static Load**

The dynamic active and reactive load and the static load are applied at the converter bus. The load data is shown in Table 6.

### Table 6 - Dynamic & Static load data in p.u.

<table>
<thead>
<tr>
<th>k&lt;sub&gt;ac&lt;/sub&gt;</th>
<th>n&lt;sub&gt;ac&lt;/sub&gt;</th>
<th>k&lt;sub&gt;d&lt;/sub&gt;</th>
<th>T&lt;sub&gt;d&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.05</td>
<td>2</td>
<td>0.01</td>
<td>0.04</td>
</tr>
<tr>
<td>0.05</td>
<td>2</td>
<td>0.01</td>
<td>0.04</td>
</tr>
</tbody>
</table>

Fig. 13 corresponds to an unstable case with SIF configuration at ESCR<sub>inv</sub> of 1.06954 (Hopf bifurcation). The system adopts CP/CD control mode. Fig. 13.a shows the time responses of DC line current at both rectifier and inverter sides due to a change of power order of 0.001 p.u which oscillate around an unstable node. It shows the time response of AC line voltage at inverter bus. It shows also the time response of active and reactive dynamic and static load power. The active and reactive dynamic load power is largely affected by system change rather than that of static load. Fig. 13.b shows the phase plane of AC and DC line voltages against DC line current at inverter bus which illustrates that they oscillate around an unstable node point.

![Time responses due to rectifier power order increase of 0.001 (SIF adopts CP/CD at ESCR<sub>inv</sub> 1.06954)](image)

![Phase plane of V<sub>d</sub>, I<sub>d</sub> due to rectifier power order increase of 0.001 (SIF adopts CP/CD at ESCR<sub>inv</sub> 1.06954)](image)

Fig. 14 corresponds to a stable case with SIFAC configurations at ESCR<sub>inv</sub> of 1.7032. The system adopts CP/CD control mode. It shows the time responses due to a larger change of power order of 0.05 p.u.

The system variables oscillate around a stable node in spite of the larger perturbation due to the compensating effect of the AC line.
Fig 14 system variables' response due to increase of rectifier power order by 0.05 (SIFAC adopts CP/CP, \( \text{ESCR}_{\text{in}} = 1.7032 \))

The system's critical ESCR values at different control mode of SIF and SIFAC with dynamic and static load are presented in Table 7.

<table>
<thead>
<tr>
<th>Control Mode</th>
<th>SIF</th>
<th>SIFAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDA/CC</td>
<td>1.8336 (SN)</td>
<td>1.9955 (PF)</td>
</tr>
<tr>
<td>C/CC</td>
<td>1.5085 (HP)</td>
<td>1.4421 (HP+SN)</td>
</tr>
<tr>
<td>C/CC</td>
<td>2.5351 (PF)</td>
<td>1.7391 (PF)</td>
</tr>
<tr>
<td>C/CP</td>
<td>1.6954 (HP)</td>
<td>1.3194 (SN)</td>
</tr>
<tr>
<td>C/CP</td>
<td>2.2199 (PF)</td>
<td>2.8936 (PF)</td>
</tr>
</tbody>
</table>

IV. CONCLUSION

The effect of different types of static and dynamic loads at both rectifier and inverter terminals on the stability of the system were presented. The analysis has been carried out for different HVDC system configurations and the maximum DC power transfer at different loading conditions have been assessed. The results verified the expected negative bearing of reactive loading at inverter on stability as well as the positive effect of the AC line in SIFAC configuration. Furthermore, the analysis revealed certain operating conditions where system's stability was seemingly enhanced at the cost of de-rated system's performance; as the case of rectifier side loading. Further work is recommended to propose indices that adequately consider HVDC System's stability and performance as well.

REFERENCES