Traditional ASIC implementations have the well known draw-back of reduced flexibility compared to software implementations. Since modem security protocols are increasingly defined to be algorithm independent, a high degree of flexibility with respect to the cryptographic algorithms is desirable. A promising solution which combines high flexibility with the speed and physical security of traditional hardware is the implementation of cryptographic algorithms on reconfigurable devices such as FPGA. In this paper we compare - in terms of area and speed-FPGA Implementation of radix-4 scalable Montgomery modular multiplier using encoding technique (15] with ASIC implementation for different word sizes of operands. The experimental data were generated using Mentor Graphics CAD tools.
)
View on SCiNiTO